| 10241810 |
Instruction-optimizing processor with branch-count table in hardware |
Madhu Swarna, Ross Segelken, David Dunn, Ben Hertzberg |
2019-03-26 |
| 10108424 |
Profiling code portions to generate translations |
Nathan Tuck, Alexander Klaiber, Ross Segelken, David Dunn, Ben Hertzberg +3 more |
2018-10-23 |
| 9823925 |
Instruction and logic for a logical move in an out-of-order processor |
Denis M. Khartikov, Raul Martinez, Naveen Neelakantam, Thang Vu |
2017-11-21 |
| 6871173 |
Method and apparatus for handling masked exceptions in an instruction interpreter |
— |
2005-03-22 |
| 6526572 |
Mechanism for software register renaming and load speculation in an optimizer |
David Dunn |
2003-02-25 |
| 6421635 |
Method and apparatus for handling asynchronous signals while emulating system calls |
Bharath Chandramohan, David Dunn |
2002-07-16 |
| 6173248 |
Method and apparatus for handling masked exceptions in an instruction interpreter |
— |
2001-01-09 |