| 8806182 |
Multiple-core processor supporting multiple instruction set architectures |
Michael Ignatowski, Thomas J. Heller, Jr. |
2014-08-12 |
| 8028290 |
Multiple-core processor supporting multiple instruction set architectures |
Michael Ignatowski, Thomas J. Heller, Jr. |
2011-09-27 |
| 7949008 |
Method, apparatus and computer program product for cell phone security |
William J. Armstrong, Richard Louis Arndt, Renato J. Recio, Jacobo A. Vargas |
2011-05-24 |
| 7647519 |
System and computer program product for dynamically managing power in microprocessor chips according to present processing demands |
Thomas J. Heller, Jr., Michael Ignatowski, Bernard S. Meyerson |
2010-01-12 |
| 7484043 |
Multiprocessor system with dynamic cache coherency regions |
Thomas J. Heller, Jr., Richard I. Baum, Michael Ignatowski |
2009-01-27 |
| 7401240 |
Method for dynamically managing power in microprocessor chips according to present processing demands |
Thomas J. Heller, Jr., Michael Ignatowski, Bernard S. Meyerson |
2008-07-15 |
| 5166674 |
Multiprocessing packet switching connection system having provision for error correction and recovery |
Richard I. Baum, Charles H. Brotman |
1992-11-24 |
| 5161156 |
Multiprocessing packet switching connection system having provision for error correction and recovery |
Richard I. Baum, Charles H. Brotman |
1992-11-03 |
| 4200927 |
Multi-instruction stream branch processing mechanism |
Jeffrey F. Hughes, John S. Liptay, Stanley E. Stone |
1980-04-29 |
| 4189768 |
Operand fetch control improvement |
John S. Liptay |
1980-02-19 |
