Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JS

Jonathan Sweedler — 13 Patents

Intel: 6 patents #6,200 of 30,777Top 25%
NVIDIA: 4 patents #1,739 of 7,811Top 25%
Los Gatos, CA: #633 of 2,986 inventorsTop 25%
California: #47,433 of 386,348 inventorsTop 15%
Overall (All Time): #362,438 of 4,157,543Top 9%
13 Patents All Time
Jonathan Sweedler has been granted 13 US patents while listed as an inventor at Intel. The first was granted in 1993 and the most recent in September 2025. Jonathan Sweedler ranks #362,438 of 4,157,543 US inventors in our database (top 8.7%). Patent records list Jonathan Sweedler in Los Gatos, CA, US.

Issued Patents All Time

Showing 1–13 of 13 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12403873 Leveraging rear-view sensors for automatic emergency braking in autonomous machine applications Mark H. Costin 2025-09-02
11891036 Leveraging rear-view sensors for automatic emergency braking in autonomous machine applications Mark H. Costin 2024-02-06 $1,902,509,000
11644834 Systems and methods for safe and reliable autonomous vehicles Michael Alan Ditty, Gary D. Hicok, Clement Farabet, Mohammed Abdulla Yousuf, Tai-Yuen CHAN +9 more 2023-05-09 $801,053,000
11364883 Leveraging rear-view sensors for automatic emergency braking in autonomous machine applications Mark H. Costin 2022-06-21 $453,729,000
7451268 Arbiter for array machine context data memory Somsubhra Sikdar, Kevin Rowett, Hoai Vu Thanh Tran, Komal Rathi, Mike Davoudi 2008-11-11
7424571 Array machine context data memory Somsubhra Sikdar, Kevin Rowett, Hoai Vu Thanh Tran, Komal Rathi, Mike Davoudi 2008-09-09
7398356 Contextual memory interface for network processor Hoai Vu Thanh Tran, Kevin Rowett, Somsubhra Sikdar, Caveh Jalali 2008-07-08
5559977 Method and apparatus for executing floating point (FP) instruction pairs in a pipelined processor by stalling the following FP instructions in an execution stage Dror Avnon, Harshvardhan Sharangpani 1996-09-24 $33,056,000
5367650 Method and apparauts for parallel exchange operation in a pipelined processor Harshvardhan Sharangpani 1994-11-22 $19,549,000
5351207 Methods and apparatus for subtraction with 3:2 carry-save adders Luke E. Girard 1994-09-27 $33,956,000
5307301 Floating point safe instruction recognition method 1994-04-26 $24,535,000
5257216 Floating point safe instruction recognition apparatus 1993-10-26 $23,202,000
5235533 Store rounding in a floating point unit 1993-08-10 $52,690,000