Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for executing floating point (FP) instruction pairs in a pipelined processor by stalling the following FP instructions in an execution stage

Method and apparatus for executing floating point (FP) instruction pairs in a pipelined processor by stalling the following FP instructions in an execution stage

US Patent 5559977 · Granted Sep 24, 1996

Estimated economic value: $33,056,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Organizing prime data elements using a tree data structure2025
Leveraging rear-view sensors for automatic emergency braking in autonomous machi2025
Exploiting locality of prime data for efficient retrieval of data that has been 2024
Organizing prime data elements using a tree data structure2024
Leveraging rear-view sensors for automatic emergency braking in autonomous machi2024
Systems and methods for safe and reliable autonomous vehicles2023
Reduction of data stored on a block processing storage system2023
Leveraging rear-view sensors for automatic emergency braking in autonomous machi2022
Lossless reduction of data by using a prime data sieve and performing multidimen2022
Using a distributed prime data sieve for efficient lossless reduction, search, a2021
Using a distributed prime data sieve for efficient lossless reduction, search, a2018
Performing keyword-based search and retrieval on data that has been losslessly r2017