Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Imec › Roger Loo
RL

Roger Loo — 16 Patents

IMImec: 10 patents #10 of 687Top 2%
IVImec Vzw: 5 patents #109 of 1,046Top 15%
KRKatholieke Universiteit Leuven, Ku Leuven R&D: 3 patents #48 of 512Top 10%
IVInteruniversitair Micro-Electronica Centrum Vzw: 1 patents #167 of 450Top 40%
Philips: 1 patents #3,761 of 7,731Top 50%
TSMC: 1 patents #8,466 of 12,232Top 70%
Samsung: 1 patents #50,112 of 75,807Top 70%
Leuven, BE: #43 of 851 inventorsTop 6%
Overall (All Time): #284,196 of 4,157,543Top 7%
16 Patents All Time
Roger Loo has been granted 16 US patents while listed as an inventor at Imec. The first was granted in 2005 and the most recent in June 2025. Roger Loo ranks #284,196 of 4,157,543 US inventors in our database (top 6.8%). Patent records list Roger Loo in Leuven, BE.

Issued Patents All Time

Showing 1–16 of 16 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12336239 Tensile strained semiconductor monocrystalline nanostructure Geert Eneman, Clement Porret 2025-06-17
9640411 Method for manufacturing a transistor device comprising a germanium channel material on a silicon based substrate, and associated transistor device Jianwu Sun 2017-05-02
9502415 Method for providing an NMOS device and a PMOS device on a silicon substrate and silicon substrate comprising an NMOS device and a PMOS device Jerome Mitard, Liesbeth Witters 2016-11-22
9478544 Method for forming a germanium channel layer for an NMOS transistor device, NMOS transistor device and CMOS device Jerome Mitard, Liesbeth Witters 2016-10-25
9299563 Method for forming a strained semiconductor structure Seung Hun Lee, Liesbeth Witters 2016-03-29
9263263 Method for selective growth of highly doped group IV—Sn semiconductor materials Andriy Hikavyy, Benjamin Vincent 2016-02-16
9177812 Method of manufacturing low resistivity contacts on n-type germanium Koen Martens, Jorge A. Kittl 2015-11-03
8962369 Method for doping semiconductor structures and the semiconductor device thereof Frederik Leys, Matty Caymax 2015-02-24
8865582 Method for producing a floating gate memory structure Matty Caymax, Pieter Blomme, Geert Van den Bosch 2014-10-21
8709918 Method for selective deposition of a semiconductor material Benjamin Vincent, Matty Caymax 2014-04-29
8530339 Method for direct deposition of a germanium layer Benjamin Vincent, Matty Caymax, Johan Dekoster 2013-09-10
8507337 Method for doping semiconductor structures and the semiconductor device thereof Frederik Leys, Matty Caymax 2013-08-13
8415209 Method of manufacturing a complementary nanowire tunnel field effect transistor semiconductor device Rita Rooyackers, Daniele Leonelli, Anne Vandooren, Anne S. Verhulst, Stefan De Gendt 2013-04-09
8384195 Nanochannel device and method for manufacturing thereof Gang Wang, Joshua Tseng 2013-02-26 $5,620,000
8158451 Method for manufacturing a junction Ngoc Duy Nguyen, Matty Caymax 2012-04-17
6906400 SiGe strain relaxed buffer for high mobility devices and a method of fabricating it Romain Delhougne, Philippe Meunier-Beillard, Mathieu Caymax 2005-06-14 $678,000

Nearby-Ranked Inventors

Chung-Lin Fu16
Tyrone T. Chen16
Shivendra Katiyar16
Kevin E. Kalajan16
Henry Y. Mark16
Marco Becker16
Nak Gi Sung16
Kenta Iwai16
Brock Mammoser16