| 11475191 |
Generating and adding additional control information to logic under test to facilitate debugging and comprehension of a simulation |
Debapriya Chatterjee, Karen Yokum, John A. Schumann, Bryant Cockcroft, Kevin Barnett |
2022-10-18 |
| 11436013 |
Method and system for detection of thread stall |
Omesh Bajaj, Kevin Barnett, Debapriya Chatterjee, Bryant Cockcroft, Jamory Hawkins +7 more |
2022-09-06 |
| 10896273 |
Precise verification of a logic problem on a simulation accelerator |
John A. Schumann, Debapriya Chatterjee, Bryant Cockcroft, Kevin Barnett, Piriya K. Hall +1 more |
2021-01-19 |
| 10705843 |
Method and system for detection of thread stall |
Omesh Bajaj, Kevin Barnett, Debapriya Chatterjee, Bryant Cockcroft, Jamory Hawkins +7 more |
2020-07-07 |
| 7243194 |
Method to preserve ordering of read and write operations in a DMA system by delaying read access |
George William Daly, James Stephen Fields, Jr., Kenneth L. Wright |
2007-07-10 |
| 6785776 |
DMA exclusive cache state providing a fully pipelined input/output DMA write mechanism |
Ravi Kumar Arimilli, George William Daly |
2004-08-31 |
| 6782456 |
Microprocessor system bus protocol providing a fully pipelined input/output DMA write mechanism |
Ravi Kumar Arimilli, George William Daly |
2004-08-24 |
| 6687795 |
Data processing system and method of communication that reduce latency of write transactions subject to retry |
Ravi Kumar Arimilli, George William Daly |
2004-02-03 |
