| 8610451 |
Post silicide testing for replacement high-k metal gate technologies |
Ishtiaq Ahsan, David M. Fried, Jiun-Hsin Liao |
2013-12-17 |
| 7512911 |
Method for creating a parameterized cell library dual-layered rule system for rapid technology migration |
Alex Raphayevich, Tamara Aviv |
2009-03-31 |
| 7331029 |
Method and system for enhancing circuit design process |
Niv Amit, Ronit Bustin, Omer Heymann, Moshe Leibowitz, Gil Noy +2 more |
2008-02-12 |
| 7318212 |
Method and system for modeling wiring routing in a circuit design |
Niv Amit, Ronit Bustin, Omer Heymann, Moshe Leibowitz, Gil Noy +2 more |
2008-01-08 |
| 7290235 |
Method and system for embedding wire model objects in a circuit schematic design |
Niv Amit, Ronit Bustin, Omer Heymann, Moshe Leibowitz, Gil Noy +2 more |
2007-10-30 |
