Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
TT

Takanobu Tsunoda — 15 Patents

Hitachi: 8 patents #5,193 of 28,497Top 20%
RTRenesas Technology: 6 patents #492 of 3,337Top 15%
RERenesas Electronics: 1 patents #2,739 of 4,529Top 65%
Kokubunji, JP: #139 of 714 inventorsTop 20%
Overall (All Time): #307,048 of 4,157,543Top 8%
15 Patents All Time
Takanobu Tsunoda has been granted 15 US patents while listed as an inventor at Hitachi. The first was granted in 1999 and the most recent in April 2014. Takanobu Tsunoda ranks #307,048 of 4,157,543 US inventors in our database (top 7.4%). Patent records list Takanobu Tsunoda in Kokubunji, JP.

Patents per Year

Patents granted per year, 1999 to 2014Bar chart with a peak of 3 patents in 2009.peak 31999: 1 patents19992002: 2 patents20022003: 1 patents20032005: 1 patents20052006: 1 patents20062007: 1 patents20072009: 3 patents20092010: 3 patents20102012: 1 patents20122014: 1 patents2014

Issued Patents All Time

Showing 1–15 of 15 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
8698140 Semiconductor device, and test method for same Kiyoto Ito, Makoto Saen 2014-04-15
8125059 Semiconductor device Kiyoto Ito, Koji Hosogi 2012-02-28 $165,000
7840737 Data processor and semiconductor integrated circuits 2010-11-23
7765250 Data processor with internal memory structure for processing stream data Bryan Atwood, Masashi Takada, Hiroshi Tanaka 2010-07-27 $109,000
7756505 Semiconductor integrated circuit and a software radio device Hiroshi Tanaka, Tetsuroo Honmura, Manabu Kawabe, Masashi Takada 2010-07-13 $64,000
7571198 Dynamically reconfigurable processor and processor control program for controlling the same Makoto Sato, Masashi Takada 2009-08-04 $91,000
7568084 Semiconductor integrated circuit including multiple basic cells formed in arrays Hiroshi Tanaka, Yohei Akita, Tetsuro Honmura, Fumio Arakawa 2009-07-28 $110,000
7493479 Method and apparatus for event detection for multiple instruction-set processor Masayuki Kabasawa, Naohiko Irie, Takahiro Irita, Tetsuya Yamada 2009-02-17 $111,000
7178046 Halting clock signals to input and result latches in processing path upon fetching of instruction not supported Tetsuya Yamada, Tomoichi Hayashi, Sadaki Nakano, Osamu Nishii 2007-02-13 $171,000
7124283 Hardware accelerator for a platform-independent code Tetsuya Yamada, Naohiko Irie, Takahiro Irita, Keisuke Toyama, Masayuki Kabasawa 2006-10-17 $111,000
6877087 Substituting specified instruction with NOP to functional unit and halting clock pulses to data latches for power saving Tetsuya Yamada, Tomoichi Hayashi, Sadaki Nakano, Osamu Nishii 2005-04-05 $81,000
6654305 System LSI having a substrate-bias generation circuit with a substrate-bias control-value storage unit Osamu Nishii 2003-11-25 $210,000
6493255 Semiconductor integrated circuit device and information processing device employing semiconductor integrated circuit device Osamu Nishii, Motonobu Tonomura 2002-12-10 $102,000
6424560 Semiconductor integrated circuit device and information processing device employing semiconductor integrated circuit device Osamu Nishii, Motonobu Tonomura 2002-07-23 $126,000
5918045 Data processor and data processing system Osamu Nishii, Sadaki Nakano, Norio Nakagawa 1999-06-29 $691,000