| 7660167 |
Memory device and method for fast cross row data access |
Manoj B. Roge |
2010-02-09 |
| 7430140 |
Method and device for improved data valid window in response to temperature variation |
Ritesh Mastipuram, Chor Fung Chia |
2008-09-30 |
| 7394716 |
Bank availability indications for memory device and method therefor |
Anuj Chakrapani |
2008-07-01 |
| 7080222 |
Cellular telephone memory with backup memory interface |
Kannan Srinivasagam, Mario Jesus Martinez |
2006-07-18 |
| 7046580 |
Apparatus and method for address selection |
Kannan Srinivasagam, Ritesh Mastipuram |
2006-05-16 |
| 7006404 |
Memory device with increased data throughput |
Ritesh Mastipuram, Kannan Srinivasagam |
2006-02-28 |
| 6948084 |
Method for interfacing a synchronous memory to an asynchronous memory interface and logic of same |
Kannan Srinivasagam |
2005-09-20 |
| 6876563 |
Method for configuring chip selects in memories |
Sunil Koduru |
2005-04-05 |
| 6791898 |
Memory device providing asynchronous and synchronous data transfer |
Manoj B. Roge, Kannan Srinivasagam |
2004-09-14 |
| 6640266 |
Method and device for performing write operations to synchronous burst memory |
Mathew R. Arcoleo, Scott Harmel |
2003-10-28 |
| 6541998 |
Active termination circuit with an enable/disable |
P. Kannan Srinivasagam |
2003-04-01 |
| 6499089 |
Method, architecture and circuitry for independently configuring a multiple array memory device |
Cathal G. Phelan, Scott Harmel, Sunil Koduru |
2002-12-24 |
| 6388939 |
Dual port sram |
Sunil Koduru |
2002-05-14 |
| 6327175 |
Method and apparatus for controlling a memory array with a programmable register |
Sunil Koduru |
2001-12-04 |
| 5935255 |
CPU core to bus speed ratio detection |
K. C. So |
1999-08-10 |
