| 9837368 |
Enhanced board level reliability for wafer level packages |
Peter R. Harper, Arkadii V. Samoilov |
2017-12-05 |
| 9525420 |
Programmable mixed-signal input/output (IO) |
Arman Hematy, Pierre Haubursin, Patrick Chan |
2016-12-20 |
| 9479188 |
Programmable multichannel signal selector |
Jamaal Mitchell |
2016-10-25 |
| 9148147 |
Programmable mixed-signal input/output (IO) |
Arman Hematy, Pierre Haubursin, Patrick Chan |
2015-09-29 |
| 7919979 |
Field programmable gate array including a non-volatile user memory and method for programming |
Theodore Speers |
2011-04-05 |
| 6678646 |
Method for implementing a physical design for a dynamically reconfigurable logic circuit |
David A. McConnell, Ajithkumar Dasari |
2004-01-13 |
| 6331784 |
Secure programmable logic device |
Nancy D. Kunnari, Harry Kuo |
2001-12-18 |
| 6292021 |
FPGA structure having main, column and sector reset lines |
Frederick Curtis Furtek, Robert Brian Luking |
2001-09-18 |
| 6272451 |
Software tool to allow field programmable system level devices |
David A. McConnell, Ajithkumar Dasari |
2001-08-07 |
| 6167559 |
FPGA structure having main, column and sector clock lines |
Frederick Curtis Furtek, Robert Brian Luking |
2000-12-26 |
| 6026227 |
FPGA logic cell internal structure including pair of look-up tables |
Frederick Curtis Furtek, Robert Brian Luking |
2000-02-15 |
| 6014509 |
Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells |
Frederick Curtis Furtek, Robert Brian Luking |
2000-01-11 |
| 5946219 |
Method and system for configuring an array of logic devices |
Scott Evans, Sandeep S. Aranake |
1999-08-31 |
| 5894565 |
Field programmable gate array with distributed RAM and increased cell utilization |
Frederick Curtis Furtek, Robert Brian Luking |
1999-04-13 |