{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "AMD", "item": "https://www.patentleaderboard.com/company/amd"}, {"@type": "ListItem", "position": 3, "name": "Joseph D. Linoff", "item": "https://www.patentleaderboard.com/inventor/fl:jo_ln:linoff-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JL

Joseph D. Linoff — 9 Patents

AMD: 8 patents #1,639 of 9,280Top 20%
ZYZycad: 1 patents #5 of 17Top 30%
San Jose, CA: #7,016 of 32,062 inventorsTop 25%
California: #67,547 of 386,348 inventorsTop 20%
Overall (All Time): #535,341 of 4,157,543Top 15%
9 Patents All Time
Joseph D. Linoff has been granted 9 US patents while listed as an inventor at AMD. The first was granted in 1997 and the most recent in April 2002. Joseph D. Linoff ranks #535,341 of 4,157,543 US inventors in our database (top 12.9%). Patent records list Joseph D. Linoff in San Jose, CA, US.

Patents per Year

Patents granted per year, 1997 to 2002Bar chart with a peak of 4 patents in 2000.peak 41997: 1 patents19972000: 4 patents20002001: 2 patents20012002: 2 patents2002

Issued Patents All Time

Showing 1–9 of 9 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
6381732 FPGA customizable to accept selected macros James L. Burnham, Gary R. Lawman 2002-04-30 $181,126,000
6357037 Methods to securely configure an FPGA to accept selected macros James L. Burnham, Gary R. Lawman 2002-03-12 $58,114,000
6324676 FPGA customizable to accept selected macros James L. Burnham, Gary R. Lawman 2001-11-27 $55,139,000
6324672 Method for configuring circuits over a data communications link Gary R. Lawman, Robert W. Wells 2001-11-27 $55,139,000
6118938 Memory map computer control system for programmable ICS Gary R. Lawman, Stephen L. Wasson 2000-09-12 $71,349,000
6078209 System and method for controlled performance degradation in electronic circuits 2000-06-20 $85,504,000
6043692 Circuit and method for generating clock signals with an incrementally reduced effective frequency 2000-03-28 $131,220,000
6023565 Method for configuring circuits over a data communications link Gary R. Lawman, Robert W. Wells 2000-02-08 $138,202,000
5594363 Logic cell and routing architecture in a field programmable gate array Richard D. Freeman, Timothy Saxe 1997-01-14 $697,000