{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2025", "item": "https://www.patentleaderboard.com/2025/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2025/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Timothy Bauer", "item": "https://www.patentleaderboard.com/2025/inventor/fl:ti_ln:bauer-2"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
TB

Timothy Bauer — 5 Patents in 2025

Intel: 5 patents #394 of 3,896Top 15%
San Fernando, CA: #2 of 42 inventorsTop 5%
California: #3,728 of 55,090 inventorsTop 7%
Overall (2025): #25,175 of 469,880Top 6%
5 Patents 2025

Issued Patents 2025

Showing 1–5 of 5 patents

Patent #TitleCo-InventorsDate
12487824 Immediate offset of load store and atomic instructions Joydeep Ray, Abhishek R. Appu, James Valerio, Wei Chen, Subramaniam Maiyuran +5 more 2025-12-02
12386617 Gathering payload from arbitrary registers for send messages in a graphics environment Supratim Pal, Chandra Gurram, Fan-Yin Tzeng, Subramaniam Maiyuran, Guei-Yuan Lueh +2 more 2025-08-12
12375262 Fused instruction to accelerate performance of secure hash algorithm 2 (SHA-2) workloads in a graphics environment Supratim Pal, Wajdi K. Feghali, Changwon Rhee, Wei-Yu Chen, Alexander Lyashevsky 2025-07-29
12333310 Base plus offset addressing for load/store messages John Wiegert, Joydeep Ray, James Valerio 2025-06-17
12236238 Large integer multiplication enhancements for graphics environment Supratim Pal, Li-An Tang, Changwon Rhee, Alexander Lyashevsky, Jiasheng Chen 2025-02-25