| 12178054 |
Split pillar architectures for memory devices |
Paolo Fantini, Lorenzo Fratin |
2024-12-24 |
| 12176042 |
Operating a chalcogenide memory with vertical word and vertical word switching elements |
Agostino Pirovano, Innocenzo Tortorelli |
2024-12-24 |
| 12171105 |
Memory device with a split pillar architecture |
Lorenzo Fratin, Paolo Fantini |
2024-12-17 |
| 12150317 |
Memory device and method for manufacturing the same |
Lorenzo Fratin, Paolo Fantini |
2024-11-19 |
| 12148467 |
Decoding for a memory device |
Paolo Fantini, Lorenzo Fratin |
2024-11-19 |
| 12100447 |
Self-selecting memory array with horizontal access lines |
Lorenzo Fratin, Agostino Pirovano, Russell L. Meyer |
2024-09-24 |
| 12080359 |
Identify the programming mode of memory cells during reading of the memory cells |
Karthik Sarpatwari, Nevil N. Gajera |
2024-09-03 |
| 12082513 |
Memory cells with asymmetrical electrode interfaces |
Agostino Pirovano, Kolya Yastrebenetsky, Anna Maria Conti |
2024-09-03 |
| 12026601 |
Stacked artificial neural networks |
— |
2024-07-02 |
| 11996141 |
Reading a multi-level memory cell |
Mattia Robustelli, Innocenzo Tortorelli, Agostino Pirovano |
2024-05-28 |
| 11923002 |
Varying-polarity read operations for polarity-written memory cells |
Innocenzo Tortorelli, Hari Giduturi |
2024-03-05 |
| 11923007 |
Dirty write on power off |
Karthik Sarpatwari, Jessica Chen, Nevil N. Gajera |
2024-03-05 |
| 11894103 |
Decoding architecture for word line tiles |
Paolo Fantini, Lorenzo Fratin, Enrico Varesi |
2024-02-06 |
| 11887661 |
Cross-point pillar architecture for memory arrays |
Innocenzo Tortorelli, Mattia Robustelli, Alessandro Sebastiani |
2024-01-30 |
| 11869577 |
Decoding architecture for memory devices |
Paolo Fantini, Enrico Varesi, Lorenzo Fratin |
2024-01-09 |
| 11862226 |
Systems and methods for pre-read scan of memory devices |
Karthik Sarpatwari, Nevil N. Gajera, Yen-Chun Lee, Ferdinando Bedeschi |
2024-01-02 |
