{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2017", "item": "https://www.patentleaderboard.com/2017/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2017/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Eric L. Hendrickson", "item": "https://www.patentleaderboard.com/2017/inventor/fl:er_ln:hendrickson-1"}]}

Home › 2017 › Intel › Eric L. Hendrickson

Eric L. Hendrickson — 1 Patent in 2017

Intel: 1 patents #2,217 of 5,604Top 40%

Downey, CA: #4 of 16 inventorsTop 25%

California: #24,257 of 60,394 inventorsTop 45%

Overall (2017): #429,654 of 506,227Top 85%

1 Patents 2017

Issued Patents 2017

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
9632862	Error handling in transactional buffered memory	Brian S. Morris, Bill Nale, Robert G. Blankenship	2017-04-25	$8,972,000

Eric L. Hendrickson — 1 Patent in 2017

Issued Patents 2017

Patent Widget