| 9524263 |
Method and apparatus for bus lock assistance |
John W. Faistl, Hermann W. Gartler, Michael D. Tucknott, Rajesh S. Parathasarthy, David William Burns |
2016-12-20 |
| 9423959 |
Method and apparatus for store durability and ordering in a persistent memory architecture |
Subramanya R. Dulloor, Sanjay Kumar, Rajesh M. Sankaran, Gilbert Neiger, Richard Uhlig +7 more |
2016-08-23 |
| 9348766 |
Balanced P-LRU tree for a “multiple of 3” number of ways cache |
Adi Basel, Gur Hildesheim, Shlomo Raikin, Ho-Seop Kim, Rohit Bhatia |
2016-05-24 |
| 9311241 |
Method and apparatus to write modified cache data to a backing store while retaining write permissions |
Ravi Rajwar, Zhongying Zhang, Jason Anthony Bessette |
2016-04-12 |
| 9298632 |
Hybrid cache state and filter tracking of memory operations during a transaction |
Ravi Rajwar, Zhongying Zhang, Jason Anthony Bessette |
2016-03-29 |
| 9244827 |
Store address prediction for memory disambiguation in a processing device |
Ho-Seop Kim, Choon Yip Soo, Srikanth Srinivasan |
2016-01-26 |