{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Synopsys", "item": "https://www.patentleaderboard.com/company/synopsys"}, {"@type": "ListItem", "position": 3, "name": "Mark D. Noll", "item": "https://www.patentleaderboard.com/inventor/fl:ma_ln:noll-8"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
MN

Mark D. Noll — 1 Patent

SYSynopsys: 1 patents #1,143 of 2,302Top 50%
Santa Clara, CA: #6,633 of 9,301 inventorsTop 75%
California: #249,524 of 386,348 inventorsTop 65%
Overall (All Time): #2,406,284 of 4,157,543Top 60%
1 Patents All Time
Mark D. Noll has been granted 1 US patent while listed as an inventor at Synopsys. All of these patents were granted in 2000. Mark D. Noll ranks #2,406,284 of 4,157,543 US inventors in our database (top 57.9%). Patent records list Mark D. Noll in Santa Clara, CA, US.

Issued Patents All Time

Showing 1–1 of 1 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
6058252 System and method for generating effective layout constraints for a circuit design or the like Kenneth E. Scott, Robert Walker 2000-05-02 $19,031,000