| 12021046 |
Redistribution layer and integrated circuit including redistribution layer |
Samuele Sciarrillo, Ivan Venegoni, Francesco Pipia, Simone Bossi, Carmela Cupeta |
2024-06-25 |
| 11587866 |
Integrated electronic device with a redistribution region and a high resilience to mechanical stresses and method for its preparation |
Francesco Pipia, Ivan Venegoni, Annamaria Votta, Francesca Milanesi, Samuele Sciarrillo |
2023-02-21 |
| 11469194 |
Method of manufacturing a redistribution layer, redistribution layer and integrated circuit including the redistribution layer |
Samuele Sciarrillo, Ivan Venegoni, Francesco Pipia, Simone Bossi, Carmela Cupeta |
2022-10-11 |
| 10790226 |
Integrated electronic device with a redistribution region and a high resilience to mechanical stresses and method for its preparation |
Francesco Pipia, Ivan Venegoni, Annamaria Votta, Francesca Milanesi, Samuele Sciarrillo |
2020-09-29 |
| 10593625 |
Semiconductor device and a corresponding method of manufacturing semiconductor devices |
Samuele Sciarrillo, Ivan Venegoni, Francesca Milanesi |
2020-03-17 |
| 10566283 |
Semiconductor device and a corresponding method of manufacturing semiconductor devices |
Samuele Sciarrillo, Ivan Venegoni |
2020-02-18 |
| 10141422 |
Method of manufacturing a semiconductor device integrating a vertical conduction transistor, and semiconductor device |
Luisito Livellara, Pierpaolo Monge Roffarello |
2018-11-27 |
| 9960131 |
Method for thermo-mechanical stress reduction in semiconductor devices and corresponding device |
Antonella Milani, Lucrezia Guarino, Andrea Paleari |
2018-05-01 |
| 9640614 |
Integrated device with raised locos insulation regions and process for manufacturing such device |
Alessandro Causio, Simone Dario MARIANI |
2017-05-02 |
| 8941176 |
Integrated device with raised locos insulation regions and process for manufacturing such device |
Alessandro Causio, Simone Dario MARIANI |
2015-01-27 |
| 8338888 |
Process for manufacturing an integrated device with “damascene” field insulation, and integrated device made by such process |
— |
2012-12-25 |
| 6218265 |
Process for fabricating a semiconductor non-volatile memory device with shallow trench isolation (STI) |
— |
2001-04-17 |