| 12249634 |
Vertical-conduction silicon carbide MOSFET device having improved gate biasing structure and manufacturing process thereof |
Mario Giuseppe Saggio, Alfio GUARNERA |
2025-03-11 |
| 9911810 |
Process for manufacturing a semiconductor power device comprising charge-balance column structures and respective device |
Simona Lorenti, Mario Giuseppe Saggio, Ferruccio Frisina |
2018-03-06 |
| 9607859 |
Process for manufacturing a semiconductor power device comprising charge-balance column structures and respective device |
Simona Lorenti, Mario Giuseppe Saggio, Ferruccio Frisina |
2017-03-28 |
| 9099322 |
Process for manufacturing a semiconductor power device comprising charge-balance column structures and respective device |
Simona Lorenti, Mario Giuseppe Saggio, Ferruccio Frisina |
2015-08-04 |
| 8304311 |
Process for manufacturing a semiconductor power device comprising charge-balance column structures and respective device |
Simona Lorenti, Mario Giuseppe Saggio, Ferruccio Frisina |
2012-11-06 |
| 8283702 |
Process for manufacturing a large-scale integration MOS device and corresponding MOS device |
Dario Salinas, Guglielmo Fortunato, Angelo Magri, Luigi Mariucci, Massimo Cuscuna |
2012-10-09 |
| 8030192 |
Process for manufacturing a large-scale integration MOS device and corresponding MOS device |
Dario Salinas, Guglielmo Fortunato, Angelo Magri, Luigi Mariucci, Massimo Cuscuna |
2011-10-04 |
| 7842574 |
Method of manufacturing a semiconductor power device |
Giuseppe Arena, Caterina Donato, Angelo Magri |
2010-11-30 |
| 6642121 |
Control of amount and uniformity of oxidation at the interface of an emitter region of a monocrystalline silicon wafer and a polysilicon layer formed by chemical vapor deposition |
Simona Lorenti, Denise Cali′, Patrizia Vasquez, Giuseppe Ferla |
2003-11-04 |
| 6090669 |
Fabrication method for high voltage devices with at least one deep edge ring |
Giovanni Franco, Ferruccio Frisina |
2000-07-18 |