{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Sequence Design", "item": "https://www.patentleaderboard.com/company/sequence-design"}, {"@type": "ListItem", "position": 3, "name": "Martin G. Walker", "item": "https://www.patentleaderboard.com/inventor/fl:ma_ln:walker-66"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
MW

Martin G. Walker — 3 Patents

SDSequence Design: 2 patents #8 of 23Top 35%
Woodside, CA: #270 of 553 inventorsTop 50%
California: #150,760 of 386,348 inventorsTop 40%
Overall (All Time): #1,328,092 of 4,157,543Top 35%
3 Patents All Time
Martin G. Walker has been granted 3 US patents while listed as an inventor at Sequence Design. The first was granted in 1999 and the most recent in November 2003. Martin G. Walker ranks #1,328,092 of 4,157,543 US inventors in our database (top 31.9%). Patent records list Martin G. Walker in Woodside, CA, US.

Patents per Year

Patents granted per year, 1999 to 2003Bar chart with a peak of 1 patents in 1999.peak 11999: 1 patents19992002: 1 patents20022003: 1 patents2003

Issued Patents All Time

Showing 1–3 of 3 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
6643831 Method and system for extraction of parasitic interconnect impedance including inductance Keh-Jeng Chang, Li-Fu Chang, Robert G. Mathews 2003-11-04
6381730 Method and system for extraction of parasitic interconnect impedance including inductance Keh-Jeng Chang, Li-Fu Chang, Robert G. Mathews 2002-04-30
5901063 System and method for extracting parasitic impedance from an integrated circuit layout Keh-Jeng Chang, Douglas Francis Kaufman 1999-05-04 $1,055,000