| 11955476 |
Super CMOS devices on a microelectronics system |
— |
2024-04-09 |
| 11870438 |
Schottky-CMOS asynchronous logic cells |
Pierre Dermy |
2024-01-09 |
| 11658178 |
Super CMOS devices on a microelectronics system |
— |
2023-05-23 |
| 11342916 |
Schottky-CMOS asynchronous logic cells |
Pierre Dermy |
2022-05-24 |
| 10991686 |
Super CMOS devices on a microelectronics system |
— |
2021-04-27 |
| 10666260 |
Schottky-CMOS asynchronous logic cells |
Pierre Dermy |
2020-05-26 |
| 10373950 |
Super CMOS devices on a microelectronics system |
— |
2019-08-06 |
| 9853643 |
Schottky-CMOS asynchronous logic cells |
Pierre Dermy |
2017-12-26 |
| 9806072 |
Super CMOS devices on a microelectronics system |
— |
2017-10-31 |
| 9502379 |
Super CMOS devices on a microelectronics system |
— |
2016-11-22 |
| 9077340 |
Super CMOS devices on a microelectronics system |
— |
2015-07-07 |
| 8476689 |
Super CMOS devices on a microelectronics system |
— |
2013-07-02 |
| 7375548 |
SCL type FPGA with multi-threshold transistors and method for forming same |
— |
2008-05-20 |
| 7135890 |
SCL type FPGA with multi-threshold transistors and method for forming same |
— |
2006-11-14 |
| 7082056 |
Flash memory device and architecture with multi level cells |
Ben Wei Chen |
2006-07-25 |
| 6852578 |
Schottky diode static random access memory (DSRAM) device, a method for making same, and CFET based DTL |
— |
2005-02-08 |
| 6590800 |
Schottky diode static random access memory (DSRAM) device, a method for making same, and CFET based DTL |
— |
2003-07-08 |
| 6442633 |
Reduced transistors data switch port wherein each of a plurality of transmission gates is coupled to both first and second control signals for selectively enabling |
— |
2002-08-27 |
| 5942777 |
Memory device including a memory array having a combination of trench capacitor DRAM cells and stacked capacitor DRAM cells |
— |
1999-08-24 |
| 4316319 |
Method for making a high sheet resistance structure for high density integrated circuits |
Narasipur G. Anantha |
1982-02-23 |
| 4228450 |
Buried high sheet resistance structure for high density integrated circuits with reach through contacts |
Narasipur G. Anantha |
1980-10-14 |
