| 12095459 |
Anti-aging clock source multiplexing |
Chirag Maheshwari, Divya Gangadharan, Venkat Narayanan, Masoud Zamani |
2024-09-17 |
| 11606094 |
Dual-edge aware clock divider |
Vijay Kiran Kalyanam, Sindhuja Sundararajan |
2023-03-14 |
| 11152943 |
Dual-edge aware clock divider |
Vijay Kiran Kalyanam, Sindhuja Sundararajan |
2021-10-19 |
| 10606305 |
Processor load step balancing |
Anish Muttreja, Ravi Jenkal |
2020-03-31 |
| 10250270 |
Fractional clock generator with ramp control including fixed time interval and coarse/fine frequency change steps |
Dipti Ranjan Pal |
2019-04-02 |
| 10014869 |
Fractional clock generator with ramp control including fixed time interval and coarse/fine frequency change steps |
Dipti Ranjan Pal |
2018-07-03 |
| 9806717 |
High-speed level-shifting multiplexer |
Jose Gabriel Corona, Venugopal Boynapalli |
2017-10-31 |
| 9490813 |
High-speed level-shifting multiplexer |
Jose Gabriel Corona, Venugopal Boynapalli |
2016-11-08 |
| 9189438 |
Method and apparatus for dynamic power saving with flexible gating in a cross-bar architecture |
Hari M. Rao, Venugopal Boynapalli, Vijay Bantval |
2015-11-17 |
| 8433944 |
Clock divider system and method with incremental adjustment steps while controlling tolerance in clock duty cycle |
Srinjoy Das, Haikun Zhu, Matthew Severson |
2013-04-30 |
| 7100022 |
Area and power efficient VLIW processor with improved speed |
Moataz A. Mohamed, John R. Spence, Chien-Wei Li |
2006-08-29 |