| 12232389 |
Pixel structure, display panel, and display device |
Xuliang Wang, Kai Zhu, Hao Wang, Xiaozhao Zhu, Chaogan Cao |
2025-02-18 |
| 12079897 |
Visibility generation improvements in tile based GPU architectures |
Kalyan Kumar BHIRAVABHATLA, Andrew Evan Gruber, Rahul Sunil KUKREJA, Vishwanath Shashikant NIKAM, Tao Wang |
2024-09-03 |
| 11600002 |
Bin filtering |
Andrew Evan Gruber, Tao Wang, Srihari Babu Alla, Kalyan Kumar BHIRAVABHATLA, Jonnala Gadda Nagendra Kumar +2 more |
2023-03-07 |
| 10748239 |
Methods and apparatus for GPU context register management |
Nigel T. Poole, Xuefeng Tang |
2020-08-18 |
| 10163180 |
Adaptive memory address scanning based on surface format for graphics processing |
Minjie Huang, Chunlin Wang |
2018-12-25 |
| 9959665 |
Zero pixel culling for graphics processing |
Nagarjuna Duvvuru, Tao Wang, Chunlin Wang |
2018-05-01 |
| 9824458 |
Dynamically switching between late depth testing and conservative depth testing |
Shambhoo Khandelwal, Yang Xia, Xuefeng Tang, Tao Wang, Andrew Evan Gruber +1 more |
2017-11-21 |
| 9342461 |
Cache memory system and method using dynamically allocated dirty mask space |
Chun Yu, Fei Xu |
2016-05-17 |
| 9274964 |
Multi-bank cache memory |
Chun Yu |
2016-03-01 |
| 9135172 |
Cache data migration in a multicore processing system |
Jian Shen |
2015-09-15 |
| 8757350 |
Adjustable bracket for step flange cover |
Ke Ye, Yanying Chen |
2014-06-24 |
| 8649236 |
Circuit and method for controlling leakage current in random access memory devices |
Chung-Zen Chen, Ying Wei Jan |
2014-02-11 |
| 8384728 |
Supplemental cache in a graphics processing unit, and apparatus and method thereof |
Guofang Jiao, Chun Yu |
2013-02-26 |
| 7584233 |
System and method of counting leading zeros and counting leading ones in a digital signal processor |
Christopher Edward Koob |
2009-09-01 |