Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing circuits in stacked wafers using a connected electrode in the first wafer

Testing circuits in stacked wafers using a connected electrode in the first wafer

US Patent RE47840 · Granted Feb 4, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory devices with multiple sets of latencies and methods for operating the sam2025
Apparatuses and methods including dice latches in a semiconductor device2025
Memory devices with multiple sets of latencies and methods for operating the sam2024
Apparatuses and methods including dice latches in a semiconductor device2023
Testing a circuit in a semiconductor device2023
Semiconductor device performing refresh operation in deep sleep mode2022
Apparatuses and methods for error correction coding and data bus inversion for s2022
Memory devices with multiple sets of latencies and methods for operating the sam2021
Memory devices with multiple sets of latencies and methods for operating the sam2021
Semiconductor device performing refresh operation in deep sleep mode2021
Apparatuses and methods for error correction coding and data bus inversion for s2020
Memory devices with multiple sets of latencies and methods for operating the sam2019