Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for generating target addresses within a circular buffer including a register for storing position and size of the circular buffer

Apparatus for generating target addresses within a circular buffer including a register for storing position and size of the circular buffer

US Patent RE40904 · Granted Sep 1, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor architectures for enhanced computational capability and low latency2012
Processor architectures for enhanced computational capability2011
Multi-phase multi-access pipeline memory system in which the pipeline memory can2003
Digital signal processor having distributed register file2003
Digital signal processor with bit FIFO2001
Digital signal processor having data alignment buffer for performing unaligned d2000
Bidirectional communication port for digital signal processor1999
Digital signal processor architecture1999
Clocking scheme for digital signal processor system1999
Digital signal processor architecture1999
Multi-phase multi-access pipeline memory system1998
Digital signal processor configured for multiprocessing1997