Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sample and load scheme for observability internal nodes in a PLD

Sample and load scheme for observability internal nodes in a PLD

US Patent RE40894 · Granted Sep 1, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-tuning high speed transceiver for IC wireline channel2015
Memory circuit including memory devices, a freeze circuit and a test switch2015
Stacked die network-on-chip for FPGA2014
Distributing power with through-silicon-vias2014
Heterogeneous transceiver architecture for wide range programmability of program2014
High-speed data reception circuitry and methods2014
Stacked die network-on-chip for FPGA2014
Digital equalizer for high-speed serial communications2014
3T device based memory circuits and arrays2013
Stacked semiconductor substrates2013
Method and apparatus for multi-mode clock data recovery2013
Decision feedback equalization for variable input amplitude2013