Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3T device based memory circuits and arrays

3T device based memory circuits and arrays

US Patent 8599598 · Granted Dec 3, 2013

Estimated economic value: $11,362,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable integrated circuits with in-operation reconfiguration capability2018
Programmable integrated circuits with in-operation reconfiguration capability2017
Multiport memory element circuitry2017
Integrated circuits with asymmetric and stacked transistors2016
Memory cells with p-type diffusion read-only port2016
Dielectric extension to mitigate short channel effects2016
Programmable integrated circuits with in-operation reconfiguration capability2016
Memory elements with stacked pull-up devices2016
Barrier region underlying source/drain regions for dual-bit memory devices2015
Self-tuning high speed transceiver for IC wireline channel2015
Memory circuit including memory devices, a freeze circuit and a test switch2015
Memory circuit including memory devices, a freeze circuit and a test switch2015