Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › One time programmable fully-testable programmable logic device with zero power and anti-fuse cell architecture

One time programmable fully-testable programmable logic device with zero power and anti-fuse cell architecture

US Patent RE36952 · Granted Nov 14, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced pitch laser redundancy fuse bank structure2003
Circuit and method for varying a period of an internal control signal during a t2003
Circuit for cancelling and replacing redundant elements2001
Cache memories using DRAM cells with high-speed data path2001
High speed global row redundancy system2000
Wordline driver circuit having a directly gated pull-down device2000
Efficient method for obtaining usable parts from a partially good memory integra2000
DRAM cache2000
Dynamic random-access memory having a hierarchical data path1999
Circuit and method for varying a period of an internal control signal during a t1999
Efficient method for obtaining usable parts from a partially good memory integra1999
Synchronous DRAM cache using write signal to determine single or burst write1999