Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Folded bit line memory with one decoder per pair of spare rows

Folded bit line memory with one decoder per pair of spare rows

US Patent RE33266 · Granted Jul 17, 1990

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chip-on-chip testing using BIST2002
Column decoder circuit for use with memory using multiplexed row and column addr1986
Memory using multiplexed row and column address lines1985
Sense amplifier latch voltage waveform generator circuit1985
Folded bit line memory with one decoder per pair of spare rows1985
Back gate bias voltage generator circuit1981