Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory using multiplexed row and column address lines

Memory using multiplexed row and column address lines

US Patent 4541078 · Granted Sep 10, 1985

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chip-on-chip testing using BIST2002
Folded bit line memory with one decoder per pair of spare rows1990
Dynamic memory with increased data retention time1987
Column decoder circuit for use with memory using multiplexed row and column addr1986
Column decoder circuit for use with memory using multiplexed row and column addr1986
Dual stage sense amplifier for dynamic random access memory1985
Sense amplifier latch voltage waveform generator circuit1985
Folded bit line memory with one decoder per pair of spare rows1985
Folded bit line memory with one decoder per pair of spare rows1985
Back gate bias voltage generator circuit1981
Dynamic random access memory1980
Organization for dynamic random access memory1980