Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock-domain-crossing specific design mutations to model silicon behavior and measure verification robustness

Clock-domain-crossing specific design mutations to model silicon behavior and measure verification robustness

US Patent 9990453 · Granted Jun 5, 2018

Estimated economic value: $21,668,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating a reduced block model view on-the-fly2025
Systems for high-speed computing using an optical interchange2025
Memory sparing to improve chip reliability2025
Test case selection and ordering with covert minimum set cover for functional qu2024
Connected [i.e. linked] accounts of a user keeps signed state in alive of other 2021
Default to signed-in state2020
Reset domain crossing management using unified power format2019
Verification of circuit structures including sub-structure variants2018
Verification of circuit structures including sub-structure variants2018
Accurate glitch detection2017
Accurate glitch detection2017
Method for ranking fault-test pairs based on waveform statistics in a mutation-b2017