Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Energy-efficient dynamic dram cache sizing via selective refresh of a cache in a dram

Energy-efficient dynamic dram cache sizing via selective refresh of a cache in a dram

US Patent 9990293 · Granted Jun 5, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of crash recovery for data stored in non-volatile main memory2022
Cache partitioning in a multicore processor2021
Core prioritization for heterogeneous on-chip networks2019
Circuit switch pre-reservation in an on-chip network2019
Increased refresh interval and energy efficiency in a DRAM2019
Cache partitioning in a multicore processor2019
Thread and data assignment in multi-core processors based on cache miss data and2019
Methods and systems for dynamic DRAM cache sizing2019
Magnetoresistive random-access memory cache write management2018
Hardware-based array compression2018
Memory allocation accelerator2018
Directory coherence for multicore processors2018