Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combined guaranteed throughput and best effort network-on-chip

Combined guaranteed throughput and best effort network-on-chip

US Patent 9979668 · Granted May 22, 2018

Estimated economic value: $37,728,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

End-to-end data protection for compute in memory (CIM)/compute near memory (CNM)2025
Multi-buffered register files with shared access circuits2025
LSTM circuit with selective input computation2025
LSTM circuit with selective input computation2025
Multi-height interconnect trenches for resistance and capacitance optimization2025
Multi-height interconnect trenches for resistance and capacitance optimization2025
Multi-height interconnect trenches for resistance and capacitance optimization2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025
Instructions and logic to perform floating point and integer operations for mach2025
Instructions and logic to perform floating point and integer operations for mach2025
Instructions and logic to perform floating point and integer operations for mach2024