Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level chip scale package having continuous through hole via configuration and fabrication method thereof

Wafer level chip scale package having continuous through hole via configuration and fabrication method thereof

US Patent 9972554 · Granted May 15, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated antenna package structure and manufacturing method thereof2025
Fan-out semiconductor package and method for manufacturing the same2024
Package structure and manufacturing method thereof2024
Package structure and manufacturing method thereof2024
Nozzle flow stirring pipe2024
Package structure and manufacturing method thereof2024
Recycled fiber material and method2023
Package structure and manufacturing method thereof2023
Semiconductor package comprising plurality of bumps and fabricating method2023
Package structure including multiple dies surrounded by conductive element and m2023
Material mixing and supplying system2023
Package structure having a first connection circuit and manufacturing method the2023