Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a semiconductor structure having integrated snubber resistance

Method of forming a semiconductor structure having integrated snubber resistance

US Patent 9966464 · Granted May 8, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of controlling autonomous vehicle, electronic device, and storage medium2025
Memory device having segmented data line structure2025
Electrode assembly and battery cell2025
Transistor device and method for producing a transistor device2025
Device and method with gaze estimating2025
StSCI protein for changing self-incompatibility of diploid potato materials2025
Edge termination structure for power transistor devices2025
Method for identifying whether a diploid potato is self-compatible2025
Isolation structure for separating different transistor regions on the same semi2025
Isolation structure for separating different transistor regions on the same semi2025
Isolation structure for separating different transistor regions on the same semi2025
Method of producing a multi-chip assembly2025