Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Separate link and array error correction in a memory system

Separate link and array error correction in a memory system

US Patent 9965352 · Granted May 8, 2018

Estimated economic value: $15,119,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid memory system with increased bandwidth2025
Reducing latency in pseudo channel based memory systems2025
Self-characterizing, evaluating, and adaptive high performance memory controller2025
System and memory with configurable metadata portion2025
Metadata registers for a memory device2024
Multiple-core memory controller2024
Hybrid memory system with increased bandwidth2024
Memory system with adaptive refresh2024
Flexible dual ranks memory system to boost performance2024
Reducing latency in pseudo channel based memory systems2024
Low power memory system using dual input-output voltage supplies2023
System and memory with configurable error-correction code (ECC) data protection 2023