Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-threaded processor interrupting and saving execution states of complex instructions of a first thread to allow execution of an oldest ready instruction of a second thread

Multi-threaded processor interrupting and saving execution states of complex instructions of a first thread to allow execution of an oldest ready instruction of a second thread

US Patent 9965283 · Granted May 8, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Arithmetic processing device and arithmetic processing method2025
Processing call and return information due to a branch prediction error2025
Arithmetic processing apparatus using either simple or complex instruction decod2023
Inhibiting load instruction execution based on reserving a resource of a load an2023
Inhibiting load instruction execution based on reserving a resource of a load an2023
Arithmetic processing circuit and arithmetic processing method2022
Semiconductor device and cache control method2022
Processing device and method of controlling processing device2022
Processing device and method of controlling processing device2022
Arithmetic processing device2022
Arithmetic processing unit and control method for arithmetic processing unit2022
Arithmetic processing unit and control method for arithmetic processing unit2022