Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced swing bit-line apparatus and method

Reduced swing bit-line apparatus and method

US Patent 9947388 · Granted Apr 17, 2018

Estimated economic value: $23,996,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method to optimize sense-amp enable pulse-width in SRAM arrays2025
Enabling product SKUs based on chiplet configurations2024
Disaggregation of system-on-chip (SOC) architecture2024
Nanoscale-aligned three-dimensional stacked integrated circuit2024
Nanofabrication and design techniques for 3D ICs and configurable ASICs2024
Disaggregation of system-on-chip (SOC) architecture2024
Energy efficient memory array with optimized burst read and write data access2024
Catalyst influenced chemical etching for fabricating three-dimensional SRAM arch2024
Dynamic power budget allocation in multi-processor system2024
Disaggregation of system-on-chip (SOC) architecture2023
Disaggregation of system-on-chip (SOC) architecture2023
Nanoscale-aligned three-dimensional stacked integrated circuit2023