Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device isolation via depleted coupling layer

Semiconductor device isolation via depleted coupling layer

US Patent 9941350 · Granted Apr 10, 2018

Estimated economic value: $3,923,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for constructing digital twin system for additive manufacturing process w2025
Polycrystalline semiconductor resistor2025
Polycrystalline semiconductor resistor2025
Earphone2025
Method for protecting novel anti-drop submarine cable2024
Pile foundation with anti-impact structure for offshore wind power and construct2024
Underwater penetration system for offshore wind power and cooperative operation 2024
Packaging box for marker pens2024
Silicone dipped glove and dipping process thereof2024
Dipping composite material for enhancing cut resistance of chemical-resistant gl2024
Construction method for reinforcing and repairing steel pipe pile for offshore w2024
Power supply system with self-excited drive function2023