Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware apparatuses and methods to control cache line coherency

Hardware apparatuses and methods to control cache line coherency

US Patent 9934146 · Granted Apr 3, 2018

Estimated economic value: $16,515,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for distributing work between a host and an accelerator usin2025
Adaptive remote atomics2025
Techniques for near data acceleration for a multi-core architecture2025
Techniques for near data acceleration for a multi-core architecture2025
Interruptible and restartable matrix multiplication instructions, processors, me2025
Interruptible and restartable matrix multiplication instructions, processors, me2024
Programmable address range engine for larger region sizes2024
Instructions for remote atomic operations2024
Apparatuses, methods, and systems for fused operations using sign modification i2024
Interruptible and restartable matrix multiplication instructions, processors, me2023
Layered super-reticle computing : architectures and methods2023
Apparatuses, methods, and systems for operations in a configurable spatial accel2023