Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for entry to a lower power state for a memory device

Techniques for entry to a lower power state for a memory device

US Patent 9916104 · Granted Mar 13, 2018

Estimated economic value: $24,990,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for burst memory write operations2025
Apparatuses and methods for concurrently accessing multiple partitions of a non-2023
Technologies for preserving error correction capability in compute-in-memory ope2023
Technologies for performing macro operations in memory2023
Technologies for performing stochastic similarity searches in an online clusteri2023
Memory access techniques in memory devices with multiple partitions2023
Technologies for performant column read operations on clustered data in a dimm a2022
Apparatuses and methods for concurrently accessing multiple partitions of a non-2022
Technologies for column-based data layouts for clustered data systems2022
Technologies for providing multiple tier memory media management2022
Apparatuses and methods for exiting low power states in memory devices2022
Apparatuses and methods for exiting low power states in memory devices2022