Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Status register between test data I/O of scan port SUT

Status register between test data I/O of scan port SUT

US Patent 9903912 · Granted Feb 27, 2018

Estimated economic value: $23,171,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable virtualized controller area network system2025
Multiple level SoC resource allocation and isolation system and method2025
Synchronizing a device that has been power cycled to an already operational syst2024
Freedom from interference for aggregated communication channel handling using ev2023
Systems and methods for controlling access to secure debugging and profiling fea2023
Synchronizing a device that has been power cycled to an already operational syst2023
Operating state machine controllers after powering, decoupling, monitoring, coup2021
TCKC/TMSC counter, gating circuitry for selection, deselection, technology speci2020
Series equivalent scans across multiple scan topologies2020
Detecting power supply sag in an integrated circuit2020
Pipeline processor data and attribute register, secure emulation logic, gating2019
Monitoring communication link in powered-up device for synchronization point seq2019