Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit-matrix multiplication using explicit register

Bit-matrix multiplication using explicit register

US Patent 9898251 · Granted Feb 20, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable inter-processor synchronization system2024
Processor with a configurable distribution of privileged resources and exception2024
Processor comprising a double multiplication and double addition operator actuab2023
Blockwise matrix multiplication system2021
Atomic instruction having a local scope limited to an intermediate cache level2021
Atomic instruction having a local scope limited to an intermediate cache level2021
Inter-processor synchronization system2021
Method for dispatching network frames among processing resources2019
Token bucket flow-rate limiter2019
VLIW type instruction packet structure and processor suitable for processing suc2019
Hardware synchronization barrier between processing units2017
Stream management in an on-chip network2017