Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistors having strained channel under gate in a recess

Transistors having strained channel under gate in a recess

US Patent 9876109 · Granted Jan 23, 2018

Estimated economic value: $24,273,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unselect word line switch bias scheme for non-volatile memory apparatus2025
Array of capacitors, array of memory cells, methods of forming an array of capac2024
Semiconductor device including stress application layer2024
Mitigating disturbances of memory cells2022
Array of capacitors, array of memory cells, methods of forming an array of capac2022
Semiconductor device and manufacturing method thereof2020
Semiconductor device having curved gate electrode aligned with curved side-wall 2020
Three-dimensional memory device with horizontal silicon channels and method of m2020
Three-dimensional memory device containing cobalt capped copper lines and method2020
Semiconductor device having curved gate electrode aligned with curved side-wall 2020
Mitigating disturbances of memory cells2019
Air gap three-dimensional cross rail memory device and method of making thereof2019