Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device and method of forming conductive vias using backside via reveal and selective passivation

Semiconductor device and method of forming conductive vias using backside via reveal and selective passivation

US Patent 9865524 · Granted Jan 9, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and method of forming embedded wafer level chip scale packa2025
Semiconductor device with encapsulant deposited along sides and surface edge of 2024
Antenna in embedded wafer-level ball-grid array package2024
Compact apparatus for high-speed chemical spectral signature measurement and met2024
Semiconductor device and method of making a wafer-level chip-scale package2024
Compact apparatus for high-speed chemical spectral signature measurement and met2022
Semiconductor device and method of using a standardized carrier to form embedded2022
Semiconductor device and method of forming embedded wafer level chip scale packa2022
Antenna in embedded wafer-level ball-grid array package2022
Semiconductor device with encapsulant deposited along sides and surface edge of 2022
Semiconductor device and method of forming double-sided fan-out wafer level pack2021
Semiconductor device and method of forming a fan-out PoP device with PWB vertica2021