Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory optimization in VLSI design using generic memory models

Memory optimization in VLSI design using generic memory models

US Patent 9852250 · Granted Dec 26, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High density low power interconnect using 3D die stacking2024
High density low power interconnect using 3D die stacking2022
Dendritic polypeptide-based nanocarriers for the delivery of therapeutic agents2018
Generating specific memory models using generic memory models for designing memo2017
Generating specific memory models using generic memory models for designing memo2017
Designing memories in VLSI design using specific memory models generated from ge2017
Designing memories in VLSI design using specific memory models generated from ge2017
Scaling logic components of integrated circuit design2016
Scaling of integrated circuit design including logic and memory components2016
Integrated circuit design scaling for recommending design point2016
Scaling of integrated circuit design including high-level logic components2016
Scaling memory components of integrated circuit design2016