Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two phase write scheme to improve low voltage write ability in dedicated read and write port SRAM memories

Two phase write scheme to improve low voltage write ability in dedicated read and write port SRAM memories

US Patent 9842642 · Granted Dec 12, 2017

Estimated economic value: $42,062,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temperature tracked dynamic keeper implementation to enable read operations2023
Enhanced read sensing margin for SRAM cell arrays2022
Area efficient and high-performance wordline segmented architecture2022
Enhanced read sensing margin and minimized VDD for SRAM cell arrays2021
Mitigating write disturbance in dual port 8T SRAM2019
Controlling timing of negative charge injection to generate reliable negative bi2016
Input trigger independent low leakage memory circuit2015
Circuit for generating negative bitline voltage2014
Memory device having control circuitry configured for clock-based write self-tim2014
Sense amplifier using reference signal through standard MOS and DRAM capacitor2013
Compact read only memory cell2013
Pass-gated bump sense amplifier for embedded drams2013