Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic host code generation from architecture description for fast simulation

Dynamic host code generation from architecture description for fast simulation

US Patent 9830174 · Granted Nov 28, 2017

Estimated economic value: $10,995,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generation of instruction set from architecture description2016
User interface for facilitation of high level generation of processor extensions2015
User interface for facilitation of high level generation of processor extensions2015
Techniques for processor/memory co-exploration at multiple abstraction levels2014
Generation of instruction set from architecture description2013
Instruction-set architecture simulation techniques using just in time compilatio2013
Techniques for processor/memory co-exploration at multiple abstraction levels2012
Method and system for instruction-set architecture simulation using just in time2011
Processor/memory co-exploration at multiple abstraction levels2010
Automatic generation of structure and control path using hardware description la2008
Method and device for simulator generation based on semantic to behavioral trans2007