Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device isolation using an aligned diffusion and polysilicon field plate

Semiconductor device isolation using an aligned diffusion and polysilicon field plate

US Patent 9818742 · Granted Nov 14, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with integrated channel stop and body contact2013
Passivated magneto-resistive bit structure and passivation method therefor2008
Varactor with improved tuning range2007
Method for manufacture of magneto-resistive bit structure2006
Methods of increasing write selectivity in an MRAM2006
Method for manufacture of magneto-resistive bit structure2005
Passivated magneto-resistive bit structure2004
Methods of increasing write selectivity in an MRAM2004
Methods of increasing write selectivity in an MRAM2004
Magneto-resistive bit structure and method of manufacture therefor2004
Passivated magneto-resistive bit structure and passivation method therefor2003
MRAM architectures for increased write selectivity2003