Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-VT gate stack for III-V nanosheet devices with reduced parasitic capacitance

Multi-VT gate stack for III-V nanosheet devices with reduced parasitic capacitance

US Patent 9812449 · Granted Nov 7, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ultra pipelined accelerator for machine learning inference2025
High-density neuromorphic computing element2025
High-density neuromorphic computing element2025
High-density neuromorphic computing element2025
Monolithic multi-bit weight cell for neuromorphic computing2025
Monolithic multi-bit weight cell for neuromorphic computing2025
Integrated circuit with buried power rail and methods of manufacturing the same2025
Silicon and silicon germanium nanowire structures2024
Semiconductor cell blocks having non-integer multiple of cell heights2024
High-density neuromorphic computing element2024
High-density neuromorphic computing element2024
High-density neuromorphic computing element2024