Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Standard format intermediate result

Standard format intermediate result

US Patent 9798519 · Granted Oct 24, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systolic array with input reduction to multiple reduced inputs2025
Significand shifting in floating point processing operations2025
Multiple accumulate busses in a systolic array2024
Increasing performance of computational array accelerators2024
Systolic array including fused multiply accumulate with efficient prenormalizati2024
Systolic array with efficient input reduction and extended array performance2024
Systolic multiply delayed accumulate processor architecture2023
Systolic array component combining multiple integer and floating-point data type2023
Multiple accumulate busses in a systolic array2023
Systolic array including fused multiply accumulate with efficient prenormalizati2022
Multiple busses within a systolic array processing element2022
Configurable function approximation based on switching mapping table content2022